|
Highest-density LatticeECP3 in volume production
|
|
Lattice Semiconductor announced that its LatticeECP-150 mid-range FPGA has been fully qualified and released to volume production.
|
|
Xilinx unveils platform for broadcast connectivity
|
|
Programmable logic vendor Xilinx introduced the latest of its targeted design platforms, this one targeting broadcast connectivity applications.
|
|
Xilinx unveils platform for broadcast connectivity
|
|
Programmable logic vendor Xilinx introduced the latest of its targeted design platforms, this one targeting broadcast connectivity applications.
|
|
Xilinx announces EasyPath-6 cost-reduction FPGAs
|
|
Xilinx this week announced the next generation of its FPGA cost-reduction product, EasyPath-6.
|
|
Altera offers RapidIO 2.1 IP core
|
|
Altera announced the immediate availability of an intellectual property core supporting the RapidIO 2.1 specification.
|
|
Altera offers RapidIO 2.1 IP core
|
|
Altera announced the immediate availability of an intellectual property core supporting the RapidIO 2.1 specification.
|
|
Pidgeon Point xTCA expertise at the fore in Actel fpga IP
|
|
Following on from its acquisition of Pigeon Point Systems last year, Actel has announced IP core enhancements to its Fusion mixed-signal FPGAs that cater to platform management applications, particularly xTCA.
|
|
Actel announces IP core enhancements
|
|
Following on from its acquisition of Pigeon Point Systems last year, Actel has announced IP core enhancements to its Fusion mixed-signal FPGAs that cater to platform management applications, particularly xTCA.
|
|
EnSilica launches the eSi-RISC configurable processor cores
|
|
EnSilica boosts its front-end IC design services with the launch of new eSi-RISC configurable processor cores, offering a scalable architecture for low-cost feature-rich embedded applications.
|
|
FPGA cluster accelerates bioinformatics app by 500x, firm says
|
|
Pico Computing this week said it has achieved greater than 5000X acceleration of a bioinformatics sequence analysis and dot plot algorithm using a cluster of 112 commodity FPGA devices.
|
| see more |